I am grad current in Electrical Engineering and keen on VLSI front-end roles. Skills - RTL design, design verification, and STA. Coding: Verilog, System Verilog, Python, C/C++ and Perl
Projects
AXI Protocol verification using System Verilog Asynchronous FIFO RTL design AHP Protocol verification Using SV-UVM