Fixing timing issues in Static Timing Analysis
Setup time violations and hold time violations are important factors that need to be checked when designing a chip. Millions of dollars are wasted if any bugs slip through to the silicon. Hence, it is of utmost importance to employ the correct method to fix these issues before the chip fab
